{"entities":{"Q1201012":{"pageid":1211761,"ns":120,"title":"Item:Q1201012","lastrevid":66858798,"modified":"2026-04-12T13:20:40Z","type":"item","id":"Q1201012","labels":{"en":{"language":"en","value":"VLSI processor array IPS cells"}},"descriptions":{"en":{"language":"en","value":"scientific article; zbMATH DE number 97049"}},"aliases":{},"claims":{"P31":[{"mainsnak":{"snaktype":"value","property":"P31","hash":"fd5912e4dab4b881a8eb0eb27e7893fef55176ad","datavalue":{"value":{"entity-type":"item","numeric-id":56887,"id":"Q56887"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","id":"Q1201012$D0139979-0FA8-4BEC-B18E-874E27C4F8F6","rank":"normal"}],"P159":[{"mainsnak":{"snaktype":"value","property":"P159","hash":"0c36be320fed8aabdfd26779956d5be5ae7abd1f","datavalue":{"value":{"text":"VLSI processor array IPS cells","language":"en"},"type":"monolingualtext"},"datatype":"monolingualtext"},"type":"statement","id":"Q1201012$313D9F3C-6FE2-46C0-AF25-252F9D901345","rank":"normal"}],"P225":[{"mainsnak":{"snaktype":"value","property":"P225","hash":"170f4500545889388f450767eccfe94c6e91b206","datavalue":{"value":"0800.68441","type":"string"},"datatype":"external-id"},"type":"statement","id":"Q1201012$F7C68799-8F9A-4AB7-838D-2D7592844242","rank":"normal"}],"P27":[{"mainsnak":{"snaktype":"value","property":"P27","hash":"b63e9167fb8984160436629a8f27d3ca025f29c8","datavalue":{"value":"10.1016/0167-8191(92)90013-W","type":"string"},"datatype":"external-id"},"type":"statement","id":"Q1201012$61BD097B-5154-4D6A-A367-A84FA0BD4B79","rank":"normal"}],"P200":[{"mainsnak":{"snaktype":"value","property":"P200","hash":"eeac13f60c55bdb04ecb49274cc7b24a1688345d","datavalue":{"value":{"entity-type":"item","numeric-id":71527,"id":"Q71527"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","id":"Q1201012$3B15D77E-AE8B-4809-8DD1-2516365A0EDC","rank":"normal"}],"P28":[{"mainsnak":{"snaktype":"value","property":"P28","hash":"b0879f591850b4f9f14b2c481d3e08995aa22089","datavalue":{"value":{"time":"+1993-01-17T00:00:00Z","timezone":0,"before":0,"after":0,"precision":11,"calendarmodel":"http://www.wikidata.org/entity/Q1985727"},"type":"time"},"datatype":"time"},"type":"statement","id":"Q1201012$65327ABF-5625-4EA6-9536-5BF8E3BAEDD3","rank":"normal"}],"P226":[{"mainsnak":{"snaktype":"value","property":"P226","hash":"35bbdcbda53152c249a7f99650e19b5ef62999f2","datavalue":{"value":"68Q10","type":"string"},"datatype":"external-id"},"type":"statement","id":"Q1201012$33D6B5FC-C021-4918-862A-6486ABE0C6E6","rank":"normal"},{"mainsnak":{"snaktype":"value","property":"P226","hash":"b65efe51b183d0f4a672427b8171cd1e14211cba","datavalue":{"value":"68W15","type":"string"},"datatype":"external-id"},"type":"statement","id":"Q1201012$6E4C3905-1A29-44D0-918D-CDEF0636BFF7","rank":"normal"}],"P1451":[{"mainsnak":{"snaktype":"value","property":"P1451","hash":"5e0398ee6da945cecca2c732f6b7e25ee3b74d45","datavalue":{"value":"97049","type":"string"},"datatype":"external-id"},"type":"statement","id":"Q1201012$08EDBB50-0E37-480B-A2E6-E1CF2359601F","rank":"normal"}],"P1450":[{"mainsnak":{"snaktype":"value","property":"P1450","hash":"ca9fa1e9a8702cca17d1f5f483db43a499efde92","datavalue":{"value":"VLSI processor array designs","type":"string"},"datatype":"string"},"type":"statement","id":"Q1201012$12150D3B-B0F8-4F35-964C-646375C29E93","rank":"normal"},{"mainsnak":{"snaktype":"value","property":"P1450","hash":"745cd40dc3e89a5ebd3531d2aa8d4662e85fafa2","datavalue":{"value":"inner product step operation","type":"string"},"datatype":"string"},"type":"statement","id":"Q1201012$C8BCF4F2-DF3C-4FE6-9F62-5E698E766CC8","rank":"normal"},{"mainsnak":{"snaktype":"value","property":"P1450","hash":"cca7fcd295eb9f695785426eee51f5160fdc1137","datavalue":{"value":"systolic array","type":"string"},"datatype":"string"},"type":"statement","id":"Q1201012$90D5FD81-DB04-413D-B9A7-0E2453981118","rank":"normal"},{"mainsnak":{"snaktype":"value","property":"P1450","hash":"283fc58e0f10f01879f7525535803342e042e071","datavalue":{"value":"matrix vector multiplication","type":"string"},"datatype":"string"},"type":"statement","id":"Q1201012$26DFFA5B-3931-4564-9F2C-09C9A4A9DD18","rank":"normal"}],"P16":[{"mainsnak":{"snaktype":"value","property":"P16","hash":"ae56c458a411e03434a57125c6af6bb72cb68627","datavalue":{"value":{"entity-type":"item","numeric-id":1803442,"id":"Q1803442"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","id":"Q1201012$6E3376AD-B803-4C2E-B586-ABF4A4278735","rank":"normal"},{"mainsnak":{"snaktype":"value","property":"P16","hash":"29b05d6219fc013336227ff4d652f78f05b0ac25","datavalue":{"value":{"entity-type":"item","numeric-id":579832,"id":"Q579832"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","id":"Q1201012$24075AB8-A9D9-447D-A060-0E05C06108F3","rank":"normal"}],"P1460":[{"mainsnak":{"snaktype":"value","property":"P1460","hash":"57f7fea50d2ce1b39b695c4a1313582eed405e38","datavalue":{"value":{"entity-type":"item","numeric-id":5976449,"id":"Q5976449"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","id":"Q1201012$70716F28-9D72-41C0-8439-CCA060FDC912","rank":"normal"}],"P205":[{"mainsnak":{"snaktype":"value","property":"P205","hash":"f648ff232e6f0b05c89e85792e658009f87a58bb","datavalue":{"value":"https://doi.org/10.1016/0167-8191(92)90013-w","type":"string"},"datatype":"url"},"type":"statement","id":"Q1201012$586367A0-B373-47D3-98D7-004A4D723627","rank":"normal"}],"P388":[{"mainsnak":{"snaktype":"value","property":"P388","hash":"a87ad9f0e5df95090ffca35c348cc4d2adb1dda8","datavalue":{"value":"W2018733553","type":"string"},"datatype":"external-id"},"type":"statement","id":"Q1201012$3CBF4271-E185-485B-AC51-7CF5C9812B8C","rank":"normal"}]},"sitelinks":{"mardi":{"site":"mardi","title":"VLSI processor array IPS cells","badges":[],"url":"https://portal.mardi4nfdi.de/wiki/VLSI_processor_array_IPS_cells"}}}}}