{"entities":{"Q3574889":{"pageid":5604793,"ns":120,"title":"Item:Q3574889","lastrevid":80745827,"modified":"2026-05-06T16:54:19Z","type":"item","id":"Q3574889","labels":{"en":{"language":"en","value":"A FPGA implementation of a phase locked loop for DC motor control"}},"descriptions":{"en":{"language":"en","value":"scientific article; zbMATH DE number 5730168"}},"aliases":{},"claims":{"P31":[{"mainsnak":{"snaktype":"value","property":"P31","hash":"fd5912e4dab4b881a8eb0eb27e7893fef55176ad","datavalue":{"value":{"entity-type":"item","numeric-id":56887,"id":"Q56887"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","id":"Q3574889$7C80987E-9133-4898-B65A-0D4CC2C62336","rank":"normal"}],"P225":[{"mainsnak":{"snaktype":"value","property":"P225","hash":"0d5659a3c6b5f1df04a5a9001e87300f3cdd3203","datavalue":{"value":"1212.93220","type":"string"},"datatype":"external-id"},"type":"statement","id":"Q3574889$415A57D9-9760-4513-B838-E23D7124B5DA","rank":"normal"}],"P16":[{"mainsnak":{"snaktype":"value","property":"P16","hash":"36f1b882c7c678d457b6fe6a40fbcc805903208c","datavalue":{"value":{"entity-type":"item","numeric-id":2835105,"id":"Q2835105"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","id":"Q3574889$7CED7E19-DB21-4999-9D8E-59601F74CC3F","rank":"normal"},{"mainsnak":{"snaktype":"value","property":"P16","hash":"4ea5a30b852a2b06b4214f8f0723ea7674f591a9","datavalue":{"value":{"entity-type":"item","numeric-id":2835106,"id":"Q2835106"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","id":"Q3574889$A32F5A3F-50F5-489F-911E-21C90CAC3F5B","rank":"normal"}],"P28":[{"mainsnak":{"snaktype":"value","property":"P28","hash":"9edd764be965e6e5db4e2e9aed93bbf3833eaad9","datavalue":{"value":{"time":"+2010-07-02T00:00:00Z","timezone":0,"before":0,"after":0,"precision":11,"calendarmodel":"http://www.wikidata.org/entity/Q1985727"},"type":"time"},"datatype":"time"},"type":"statement","id":"Q3574889$35B29138-B8B1-4611-80AF-E5E7EAD94D7F","rank":"normal"}],"P226":[{"mainsnak":{"snaktype":"value","property":"P226","hash":"4621ee6da9f1d0767cb7f99b0b9ecc8ac86abaee","datavalue":{"value":"93C83","type":"string"},"datatype":"external-id"},"type":"statement","id":"Q3574889$59B97C91-B216-44F3-89C7-09CAF81344F4","rank":"normal"}],"P1451":[{"mainsnak":{"snaktype":"value","property":"P1451","hash":"22ed61133478e9a1369224d2a2cce9996f388361","datavalue":{"value":"5730168","type":"string"},"datatype":"external-id"},"type":"statement","id":"Q3574889$27BE1A04-C1C5-4838-8851-40F1C941AA26","rank":"normal"}],"P1450":[{"mainsnak":{"snaktype":"value","property":"P1450","hash":"f991474f2de1d40f0dd51962a114ea4501249ed2","datavalue":{"value":"PLL","type":"string"},"datatype":"string"},"type":"statement","id":"Q3574889$C62898C0-62B5-4C47-BCBC-6761D63DBAA1","rank":"normal"},{"mainsnak":{"snaktype":"value","property":"P1450","hash":"d80413507f174e7e0f2fe38dfa0754aee243fdc0","datavalue":{"value":"ADPLL","type":"string"},"datatype":"string"},"type":"statement","id":"Q3574889$E37E0CCE-5F51-46A4-97BF-37FB20B41259","rank":"normal"},{"mainsnak":{"snaktype":"value","property":"P1450","hash":"1e0972ed43be93acd0111ac0832b55e59dda5cab","datavalue":{"value":"FPGA","type":"string"},"datatype":"string"},"type":"statement","id":"Q3574889$6BC7607B-3BE2-4D5C-A705-E67575C407E3","rank":"normal"},{"mainsnak":{"snaktype":"value","property":"P1450","hash":"1c7d52e15cdb28d3d77478b456bdae4fc108eb3b","datavalue":{"value":"motor control","type":"string"},"datatype":"string"},"type":"statement","id":"Q3574889$66557C6E-9F00-401B-9D81-A06BB00B36B9","rank":"normal"}],"P1460":[{"mainsnak":{"snaktype":"value","property":"P1460","hash":"57f7fea50d2ce1b39b695c4a1313582eed405e38","datavalue":{"value":{"entity-type":"item","numeric-id":5976449,"id":"Q5976449"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","id":"Q3574889$2C15F502-EFAF-4CD6-8868-E0FED3CBADB8","rank":"normal"}],"P1643":[{"mainsnak":{"snaktype":"value","property":"P1643","hash":"b44bd7fad1cbd2c6b5520a9ccb53cf0883287b86","datavalue":{"value":{"entity-type":"item","numeric-id":5411164,"id":"Q5411164"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","qualifiers":{"P1659":[{"snaktype":"value","property":"P1659","hash":"307516227f83e0fa89f2414bac1616ec4b2bc005","datavalue":{"value":{"amount":"+0.7083598375320435","unit":"1"},"type":"quantity"},"datatype":"quantity"}],"P1660":[{"snaktype":"value","property":"P1660","hash":"a327a09ea0305e98d5cf33bd4036320e19f2aed0","datavalue":{"value":{"entity-type":"item","numeric-id":6821328,"id":"Q6821328"},"type":"wikibase-entityid"},"datatype":"wikibase-item"}]},"qualifiers-order":["P1659","P1660"],"id":"Q3574889$6D8084A4-C7F8-4B34-AA2F-D565CE7B5A1B","rank":"normal"},{"mainsnak":{"snaktype":"value","property":"P1643","hash":"0f79986a194eb764cef173e3be2ecf49441e983f","datavalue":{"value":{"entity-type":"item","numeric-id":5306607,"id":"Q5306607"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","qualifiers":{"P1659":[{"snaktype":"value","property":"P1659","hash":"099862dea960d4f97152a6f4923b82a6dbcf2777","datavalue":{"value":{"amount":"+0.7074759602546692","unit":"1"},"type":"quantity"},"datatype":"quantity"}],"P1660":[{"snaktype":"value","property":"P1660","hash":"a327a09ea0305e98d5cf33bd4036320e19f2aed0","datavalue":{"value":{"entity-type":"item","numeric-id":6821328,"id":"Q6821328"},"type":"wikibase-entityid"},"datatype":"wikibase-item"}]},"qualifiers-order":["P1659","P1660"],"id":"Q3574889$7E4759DE-D82A-4966-97BA-8CFE88057CF3","rank":"normal"},{"mainsnak":{"snaktype":"value","property":"P1643","hash":"060440df8545d6d2658408e9639297c6a09b6bd1","datavalue":{"value":{"entity-type":"item","numeric-id":4408315,"id":"Q4408315"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","qualifiers":{"P1659":[{"snaktype":"value","property":"P1659","hash":"16f5bac00f4bdba35b8c3ef96161a6710988b526","datavalue":{"value":{"amount":"+0.7045739889144897","unit":"1"},"type":"quantity"},"datatype":"quantity"}],"P1660":[{"snaktype":"value","property":"P1660","hash":"a327a09ea0305e98d5cf33bd4036320e19f2aed0","datavalue":{"value":{"entity-type":"item","numeric-id":6821328,"id":"Q6821328"},"type":"wikibase-entityid"},"datatype":"wikibase-item"}]},"qualifiers-order":["P1659","P1660"],"id":"Q3574889$C43192CD-2CC2-4373-9BC6-CBA12093AB21","rank":"normal"},{"mainsnak":{"snaktype":"value","property":"P1643","hash":"b13ddafc76fa1aa38f05724f7377d96eb44946e4","datavalue":{"value":{"entity-type":"item","numeric-id":1418499,"id":"Q1418499"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","qualifiers":{"P1659":[{"snaktype":"value","property":"P1659","hash":"1e07595210a563532db0b408b7a7d7891ed8ea33","datavalue":{"value":{"amount":"+0.6973142623901367","unit":"1"},"type":"quantity"},"datatype":"quantity"}],"P1660":[{"snaktype":"value","property":"P1660","hash":"a327a09ea0305e98d5cf33bd4036320e19f2aed0","datavalue":{"value":{"entity-type":"item","numeric-id":6821328,"id":"Q6821328"},"type":"wikibase-entityid"},"datatype":"wikibase-item"}]},"qualifiers-order":["P1659","P1660"],"id":"Q3574889$EB45630B-73C8-42F6-A85B-608DE6826C31","rank":"normal"},{"mainsnak":{"snaktype":"value","property":"P1643","hash":"1b241c5c2d966a02ff3995d3d6784b7e385628e5","datavalue":{"value":{"entity-type":"item","numeric-id":1031126,"id":"Q1031126"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","qualifiers":{"P1659":[{"snaktype":"value","property":"P1659","hash":"7c8838eae123845eb538f132872b5673d7f174d3","datavalue":{"value":{"amount":"+0.6956937313079834","unit":"1"},"type":"quantity"},"datatype":"quantity"}],"P1660":[{"snaktype":"value","property":"P1660","hash":"a327a09ea0305e98d5cf33bd4036320e19f2aed0","datavalue":{"value":{"entity-type":"item","numeric-id":6821328,"id":"Q6821328"},"type":"wikibase-entityid"},"datatype":"wikibase-item"}]},"qualifiers-order":["P1659","P1660"],"id":"Q3574889$F42CC7AB-DB97-4C89-8EAA-490083E8EB25","rank":"normal"}]},"sitelinks":{"mardi":{"site":"mardi","title":"A FPGA implementation of a phase locked loop for DC motor control","badges":[],"url":"https://portal.mardi4nfdi.de/wiki/A_FPGA_implementation_of_a_phase_locked_loop_for_DC_motor_control"}}}}}