{"entities":{"Q4564158":{"pageid":6593747,"ns":120,"title":"Item:Q4564158","lastrevid":89856059,"modified":"2026-06-04T18:26:51Z","type":"item","id":"Q4564158","labels":{"en":{"language":"en","value":"Automatic Design of Area-Efficient Configurable ASIC Cores"}},"descriptions":{"en":{"language":"en","value":"scientific article; zbMATH DE number 6885822"}},"aliases":{},"claims":{"P31":[{"mainsnak":{"snaktype":"value","property":"P31","hash":"fd5912e4dab4b881a8eb0eb27e7893fef55176ad","datavalue":{"value":{"entity-type":"item","numeric-id":56887,"id":"Q56887"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","id":"Q4564158$32767C06-5815-4C98-8037-CC73CD82FE74","rank":"normal"}],"P159":[{"mainsnak":{"snaktype":"value","property":"P159","hash":"6ed47bf014229c15f80204ef30266e2ad9cd4108","datavalue":{"value":{"text":"Automatic Design of Area-Efficient Configurable ASIC Cores","language":"en"},"type":"monolingualtext"},"datatype":"monolingualtext"},"type":"statement","id":"Q4564158$487FBCCB-A68D-4E60-B039-3D6D9E802E5D","rank":"normal"}],"P225":[{"mainsnak":{"snaktype":"value","property":"P225","hash":"4d1c3982fa14fe3cc45a0ee30082674fa081199f","datavalue":{"value":"1390.68033","type":"string"},"datatype":"external-id"},"type":"statement","id":"Q4564158$E7A3FEAF-FB44-4B37-A034-F5F161D3917C","rank":"normal"}],"P27":[{"mainsnak":{"snaktype":"value","property":"P27","hash":"e7cbe1811f5ed6cef18d0f0295c328ea14aa4d57","datavalue":{"value":"10.1109/TC.2007.1035","type":"string"},"datatype":"external-id"},"type":"statement","id":"Q4564158$531E2101-3638-4448-8ADE-A9FD19B23FEB","rank":"normal"}],"P16":[{"mainsnak":{"snaktype":"value","property":"P16","hash":"165fe3e299c81cfb40e3a10b63eadf0adf35ecbb","datavalue":{"value":{"entity-type":"item","numeric-id":4407283,"id":"Q4407283"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","id":"Q4564158$2F107887-A390-4D61-9BA4-56ADAFF0C306","rank":"normal"},{"mainsnak":{"snaktype":"value","property":"P16","hash":"48b0f638af4861c68f53ce2b9966bdbe57a55bb6","datavalue":{"value":{"entity-type":"item","numeric-id":4407285,"id":"Q4407285"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","id":"Q4564158$DDCCF3EE-791C-492C-9193-BCB6E6602654","rank":"normal"}],"P200":[{"mainsnak":{"snaktype":"value","property":"P200","hash":"cb95ba1181f89055fe808aa2c36bea9d3930d0fc","datavalue":{"value":{"entity-type":"item","numeric-id":80442,"id":"Q80442"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","id":"Q4564158$09A6876C-D59C-406A-ACCC-3AEC8D3F56A3","rank":"normal"}],"P28":[{"mainsnak":{"snaktype":"value","property":"P28","hash":"6bee4c44be49e99ae67efec260a125657730bcab","datavalue":{"value":{"time":"+2018-06-12T00:00:00Z","timezone":0,"before":0,"after":0,"precision":11,"calendarmodel":"http://www.wikidata.org/entity/Q1985727"},"type":"time"},"datatype":"time"},"type":"statement","id":"Q4564158$448EE73A-16B5-4994-B6DB-5193769D5E9A","rank":"normal"}],"P226":[{"mainsnak":{"snaktype":"value","property":"P226","hash":"cd80e9ade304e6b9b43fd50d0c3436276c3c217e","datavalue":{"value":"68M07","type":"string"},"datatype":"external-id"},"type":"statement","id":"Q4564158$DAEAB5F1-E12D-4B48-B14D-DB80F0C0F010","rank":"normal"}],"P1451":[{"mainsnak":{"snaktype":"value","property":"P1451","hash":"403445bde5cd632eaa82359d163d7b6bf4773c37","datavalue":{"value":"6885822","type":"string"},"datatype":"external-id"},"type":"statement","id":"Q4564158$F3473586-9F70-459B-A45D-4650A4DCBC05","rank":"normal"}],"P1460":[{"mainsnak":{"snaktype":"value","property":"P1460","hash":"57f7fea50d2ce1b39b695c4a1313582eed405e38","datavalue":{"value":{"entity-type":"item","numeric-id":5976449,"id":"Q5976449"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","id":"Q4564158$99E8EE04-9889-4E1E-B617-73574E91EA8D","rank":"normal"}]},"sitelinks":{"mardi":{"site":"mardi","title":"Automatic Design of Area-Efficient Configurable ASIC Cores","badges":[],"url":"https://portal.mardi4nfdi.de/wiki/Automatic_Design_of_Area-Efficient_Configurable_ASIC_Cores"}}}}}