{"entities":{"Q56662":{"pageid":57391,"ns":120,"title":"Item:Q56662","lastrevid":105258,"modified":"2023-03-17T08:35:03Z","type":"item","id":"Q56662","labels":{"en":{"language":"en","value":"SPARC"},"de":{"language":"de","value":"SPARC-Architektur"}},"descriptions":{"en":{"language":"en","value":"RISC instruction set architecture"},"de":{"language":"de","value":"Mikroprozessorarchitektur"}},"aliases":{"de":[{"language":"de","value":"OpenSPARC"},{"language":"de","value":"Scalable Processor ARChitecture"},{"language":"de","value":"Sun SPARC"}]},"claims":{"P12":[{"mainsnak":{"snaktype":"value","property":"P12","hash":"fbef16a719ce3985b82971945d3650282dd7ee4e","datavalue":{"value":"Q273190","type":"string"},"datatype":"external-id"},"type":"statement","id":"Q56662$2E8EA91B-6771-438F-9F05-F95B06B782AC","rank":"normal"}]},"sitelinks":{}}}}