{"entities":{"Q56666":{"pageid":57395,"ns":120,"title":"Item:Q56666","lastrevid":105262,"modified":"2023-03-17T08:35:05Z","type":"item","id":"Q56666","labels":{"en":{"language":"en","value":"MIPS"},"de":{"language":"de","value":"MIPS-Architektur"}},"descriptions":{"en":{"language":"en","value":"instruction set architecture"},"de":{"language":"de","value":"Prozessorarchitektur"}},"aliases":{"en":[{"language":"en","value":"Microprocessor without Interlocked Pipeline Stages"},{"language":"en","value":"MIPS Architecture"},{"language":"en","value":"MIPS16"}]},"claims":{"P12":[{"mainsnak":{"snaktype":"value","property":"P12","hash":"c08a520455e1210d7b523abec7c9dddf7e70fa66","datavalue":{"value":"Q527464","type":"string"},"datatype":"external-id"},"type":"statement","id":"Q56666$261753FC-8BAD-42BA-8DDA-41E9318B9665","rank":"normal"}]},"sitelinks":{}}}}