{"entities":{"Q56667":{"pageid":57396,"ns":120,"title":"Item:Q56667","lastrevid":105263,"modified":"2023-03-17T08:35:05Z","type":"item","id":"Q56667","labels":{"en":{"language":"en","value":"RISC-V"},"de":{"language":"de","value":"RISC-V"}},"descriptions":{"en":{"language":"en","value":"open-source CPU hardware instruction set architecture"},"de":{"language":"de","value":"offene Befehlssatzarchitektur"}},"aliases":{"en":[{"language":"en","value":"RISCV"},{"language":"en","value":"RISC V"}]},"claims":{"P12":[{"mainsnak":{"snaktype":"value","property":"P12","hash":"353416ee363e0a776abd08ae46fe058acabb8d82","datavalue":{"value":"Q17637401","type":"string"},"datatype":"external-id"},"type":"statement","id":"Q56667$2F77A1AC-DC5F-467C-A3CC-08D54B8BC7D9","rank":"normal"}]},"sitelinks":{}}}}