{"entities":{"Q6824271":{"pageid":15086746,"ns":120,"title":"Item:Q6824271","lastrevid":55360585,"modified":"2026-02-17T11:41:21Z","type":"item","id":"Q6824271","labels":{"en":{"language":"en","value":"Advanced Model Order Reduction Techniques in VLSI Design"}},"descriptions":{"en":{"language":"en","value":"scholarly monograph"}},"aliases":{},"claims":{"P31":[{"mainsnak":{"snaktype":"value","property":"P31","hash":"d0389f0d503781275cec994d45b84d4d7150b954","datavalue":{"value":{"entity-type":"item","numeric-id":56763,"id":"Q56763"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","id":"Q6824271$AA9DECD1-D746-4677-BFFC-2581E80AFA56","rank":"normal"}],"P27":[{"mainsnak":{"snaktype":"value","property":"P27","hash":"91422224d253b42f4f50521ca472299b846f54c4","datavalue":{"value":"10.1017/CBO9780511541117","type":"string"},"datatype":"external-id"},"type":"statement","id":"Q6824271$50896C0E-B6AD-430B-90F0-A6A7F4C798CB","rank":"normal"}],"P23":[{"mainsnak":{"snaktype":"value","property":"P23","hash":"06c1f1eb16c603d9358c809abf5f9e5e0a244ba9","datavalue":{"value":"9780521865814","type":"string"},"datatype":"external-id"},"type":"statement","id":"Q6824271$02640074-EBF1-4653-8BB3-4311029EE4AB","rank":"normal"}],"P28":[{"mainsnak":{"snaktype":"value","property":"P28","hash":"e35f0982f488bc16c2f1473de732103f14c19500","datavalue":{"value":{"time":"+2007-05-31T00:00:00Z","timezone":0,"before":0,"after":0,"precision":11,"calendarmodel":"http://www.wikidata.org/entity/Q1985727"},"type":"time"},"datatype":"time"},"type":"statement","id":"Q6824271$FEF590A4-8A2A-48ED-9F1D-68B4AE21AF3C","rank":"normal"}],"P43":[{"mainsnak":{"snaktype":"value","property":"P43","hash":"c57f5fbae6f04739c73c4b431e74c96f452da2c6","datavalue":{"value":"Sheldon Tan","type":"string"},"datatype":"string"},"type":"statement","id":"Q6824271$C4F2B82D-BF11-4698-A9C5-F48C14D88354","rank":"normal"},{"mainsnak":{"snaktype":"value","property":"P43","hash":"aa5a8575592a259580594eaa8ea4bc6f16f50bd9","datavalue":{"value":"Lei He","type":"string"},"datatype":"string"},"type":"statement","id":"Q6824271$FADD52CD-689A-42A8-8444-257F07B53BDC","rank":"normal"}],"P1460":[{"mainsnak":{"snaktype":"value","property":"P1460","hash":"57f7fea50d2ce1b39b695c4a1313582eed405e38","datavalue":{"value":{"entity-type":"item","numeric-id":5976449,"id":"Q5976449"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","id":"Q6824271$A89B399C-A43B-4D8D-839A-1307A6F991C6","rank":"normal"}]},"sitelinks":{"mardi":{"site":"mardi","title":"Advanced Model Order Reduction Techniques in VLSI Design","badges":[],"url":"https://portal.mardi4nfdi.de/wiki/Advanced_Model_Order_Reduction_Techniques_in_VLSI_Design"}}}}}