{"entities":{"Q6824562":{"pageid":15088222,"ns":120,"title":"Item:Q6824562","lastrevid":55362694,"modified":"2026-02-17T12:31:26Z","type":"item","id":"Q6824562","labels":{"en":{"language":"en","value":"An efficient DC-gain matched balanced truncation realization for VLSI interconnect circuit order reduction"}},"descriptions":{"en":{"language":"en","value":"scientific article"}},"aliases":{},"claims":{"P31":[{"mainsnak":{"snaktype":"value","property":"P31","hash":"fd5912e4dab4b881a8eb0eb27e7893fef55176ad","datavalue":{"value":{"entity-type":"item","numeric-id":56887,"id":"Q56887"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","id":"Q6824562$E7A2F430-EC8B-4321-8BF3-5551A6392E65","rank":"normal"}],"P27":[{"mainsnak":{"snaktype":"value","property":"P27","hash":"e9c159341194856178ba72c0fdd457cf9a86c904","datavalue":{"value":"10.1016/S0167-9317(01)00576-7","type":"string"},"datatype":"external-id"},"type":"statement","id":"Q6824562$C0AE4923-5E2B-4D2C-A448-CC58C09BD6BC","rank":"normal"}],"P200":[{"mainsnak":{"snaktype":"value","property":"P200","hash":"46defa65f69026db0677dbab908976ca4fd8b59a","datavalue":{"value":{"entity-type":"item","numeric-id":6824561,"id":"Q6824561"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","id":"Q6824562$733B0D24-D3C1-49AB-A5F8-86B3707BF922","rank":"normal"}],"P26":[{"mainsnak":{"snaktype":"value","property":"P26","hash":"2aad2b9ad18df962d240b1892ef983c9cf9323fd","datavalue":{"value":"60","type":"string"},"datatype":"string"},"type":"statement","id":"Q6824562$C40E67D6-6450-4B71-ABCB-D4965217A7A9","rank":"normal"}],"P25":[{"mainsnak":{"snaktype":"value","property":"P25","hash":"5862776bfd50984eb3b296afb63c9611025b1316","datavalue":{"value":"1-2","type":"string"},"datatype":"string"},"type":"statement","id":"Q6824562$5F759DAE-FD6B-40A6-8965-5F6DB0748AEE","rank":"normal"}],"P128":[{"mainsnak":{"snaktype":"value","property":"P128","hash":"4067d46911dd204f3336687d9caad0ab036942e8","datavalue":{"value":"3-15","type":"string"},"datatype":"string"},"type":"statement","id":"Q6824562$5A220D30-0BEF-4106-A802-078291683D94","rank":"normal"}],"P28":[{"mainsnak":{"snaktype":"value","property":"P28","hash":"10a8b53db2c0e9ca821ce370da3131aea287d6d7","datavalue":{"value":{"time":"+2002-01-00T00:00:00Z","timezone":0,"before":0,"after":0,"precision":10,"calendarmodel":"http://www.wikidata.org/entity/Q1985727"},"type":"time"},"datatype":"time"},"type":"statement","id":"Q6824562$E5237A7E-8735-4A33-865B-1B8199B0B695","rank":"normal"}],"P43":[{"mainsnak":{"snaktype":"value","property":"P43","hash":"75fd94715169a75eb109cca928c3b49e0dfe5731","datavalue":{"value":"Xuan Zeng","type":"string"},"datatype":"string"},"type":"statement","id":"Q6824562$19C3ECF7-CEF8-4EF8-B924-750469129496","rank":"normal"},{"mainsnak":{"snaktype":"value","property":"P43","hash":"ea0ab31e3e3a225e48a5bf83d1e2db2189b155a1","datavalue":{"value":"Dian Zhou","type":"string"},"datatype":"string"},"type":"statement","id":"Q6824562$9D7F30F1-E348-4F6C-93B1-23221CD0F556","rank":"normal"},{"mainsnak":{"snaktype":"value","property":"P43","hash":"3ba4fe6c398dedcb7b487c4a3f29f1eaae97d221","datavalue":{"value":"Wei Cai","type":"string"},"datatype":"string"},"type":"statement","id":"Q6824562$6E06EE30-39E6-40A8-815C-94E966F411AA","rank":"normal"}],"P1460":[{"mainsnak":{"snaktype":"value","property":"P1460","hash":"57f7fea50d2ce1b39b695c4a1313582eed405e38","datavalue":{"value":{"entity-type":"item","numeric-id":5976449,"id":"Q5976449"},"type":"wikibase-entityid"},"datatype":"wikibase-item"},"type":"statement","id":"Q6824562$B58FEF0D-8E9F-445A-81AB-379372741BB7","rank":"normal"}]},"sitelinks":{"mardi":{"site":"mardi","title":"An efficient DC-gain matched balanced truncation realization for VLSI interconnect circuit order reduction","badges":[],"url":"https://portal.mardi4nfdi.de/wiki/An_efficient_DC-gain_matched_balanced_truncation_realization_for_VLSI_interconnect_circuit_order_reduction"}}}}}