Revision history of "A method for minimization design of two-level-logic networks using multiplexer universal logic modules" (Q1322397)

From MaRDI portal

Diff selection: Mark the radio buttons of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

30 July 2024

22 May 2024

5 March 2024

31 January 2024

18 July 2023