Automatic verification of a class of systolic circuits (Q1189257): Difference between revisions

From MaRDI portal
Import240304020342 (talk | contribs)
Set profile property.
ReferenceBot (talk | contribs)
Changed an Item
Property / cites work
 
Property / cites work: Bounds on Positive Integral Solutions of Linear Diophantine Equations / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3894958 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Reasoning about networks with many identical finite state processes / rank
 
Normal rank
Property / cites work
 
Property / cites work: Hilbert's Tenth Problem is Unsolvable / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3753927 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Proving systolic systems correct / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4723293 / rank
 
Normal rank
Property / cites work
 
Property / cites work: A Mathematical Model for the Verification of Systolic Networks / rank
 
Normal rank
Property / cites work
 
Property / cites work: Systolic arrays for Viterbi processing in communication systems with a time-dispersive channel / rank
 
Normal rank
Property / cites work
 
Property / cites work: Mechanical certification of systolic algorithms / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3326832 / rank
 
Normal rank

Revision as of 09:33, 16 May 2024

scientific article
Language Label Description Also known as
English
Automatic verification of a class of systolic circuits
scientific article

    Statements

    Automatic verification of a class of systolic circuits (English)
    0 references
    26 September 1992
    0 references
    automatic verification
    0 references
    decision methods
    0 references
    systolic circuits
    0 references

    Identifiers

    0 references
    0 references
    0 references
    0 references
    0 references