Efficient massively parallel implementation of some combinatorial algorithms (Q1365935): Difference between revisions

@@ Property / cites work @@
+Q4004078
@@ Property / cites work: Q4004078 / rank @@
+Normal rank
@@ Property / cites work @@
+Q3798228
@@ Property / cites work: Q3798228 / rank @@
+Normal rank
@@ Property / cites work @@
+A simple randomized parallel algorithm for list-ranking
+Normal rank
@@ Property / cites work @@
+An experimental analysis of parallel sorting algorithms
+Normal rank
@@ Property / cites work @@
+A Measure of Asymptotic Efficiency for Tests of a Hypothesis Based on the sum of Observations
+Normal rank
@@ Property / cites work @@
+Approximate Parallel Scheduling. Part I: The Basic Technique with Applications to Optimal Parallel List Ranking in Logarithmic Time
+Normal rank
@@ Property / cites work @@
+Q3619797
@@ Property / cites work: Q3619797 / rank @@
+Normal rank
@@ Property / cites work @@
+Q3128927
@@ Property / cites work: Q3128927 / rank @@
+Normal rank
@@ Property / cites work @@
+Q4763330
@@ Property / cites work: Q4763330 / rank @@
+Normal rank
@@ Property / cites work @@
+Q4352827
@@ Property / cites work: Q4352827 / rank @@
+Normal rank
@@ Property / cites work @@
+Q4023519
@@ Property / cites work: Q4023519 / rank @@
+Normal rank
@@ Property / cites work @@
+Q4385522
@@ Property / cites work: Q4385522 / rank @@
+Normal rank
@@ Property / cites work @@
+Q3996990
@@ Property / cites work: Q3996990 / rank @@
+Normal rank
@@ Property / cites work @@
+Parallel Prefix Computation
@@ Property / cites work: Parallel Prefix Computation / rank @@
+Normal rank
@@ Property / cites work @@
+Q4934743
@@ Property / cites work: Q4934743 / rank @@
+Normal rank
@@ Property / cites work @@
+Q4852780
@@ Property / cites work: Q4852780 / rank @@
+Normal rank
@@ Property / cites work @@
+Q4860111
@@ Property / cites work: Q4860111 / rank @@
+Normal rank
@@ Property / cites work @@
+Ultracomputers
@@ Property / cites work: Ultracomputers / rank @@
+Normal rank
@@ Property / cites work @@
+Implementation of simultaneous memory address access in models that forbid it
+Normal rank