Refinements on an enumeration scheme for solving a pattern sequencing problem (Q3158869): Difference between revisions

From MaRDI portal
RedirectionBot (talk | contribs)
Changed an Item
ReferenceBot (talk | contribs)
Changed an Item
 
(2 intermediate revisions by 2 users not shown)
Property / MaRDI profile type
 
Property / MaRDI profile type: MaRDI publication profile / rank
 
Normal rank
Property / full work available at URL
 
Property / full work available at URL: https://doi.org/10.1111/j.1475-3995.2004.00458.x / rank
 
Normal rank
Property / OpenAlex ID
 
Property / OpenAlex ID: W2026641910 / rank
 
Normal rank
Property / cites work
 
Property / cites work: The vertex separation and search number of a graph / rank
 
Normal rank
Property / cites work
 
Property / cites work: Heuristic and exact methods for the cutting sequencing problem / rank
 
Normal rank
Property / cites work
 
Property / cites work: Achieving optimality for gate matrix layout and PLA folding: a graph theoretic approach / rank
 
Normal rank
Property / cites work
 
Property / cites work: The vertex separation number of a graph equals its path-width / rank
 
Normal rank
Property / cites work
 
Property / cites work: Connections between cutting-pattern sequencing, VLSI design, and flexible machines / rank
 
Normal rank
Property / cites work
 
Property / cites work: One-dimensional logic gate assignment and interval graphs / rank
 
Normal rank
Property / cites work
 
Property / cites work: On a pattern sequencing problem to minimize the maximum number of open stacks / rank
 
Normal rank
Property / cites work
 
Property / cites work: Heuristics for sequencing cutting patterns / rank
 
Normal rank

Latest revision as of 17:48, 7 June 2024

scientific article
Language Label Description Also known as
English
Refinements on an enumeration scheme for solving a pattern sequencing problem
scientific article

    Statements

    Refinements on an enumeration scheme for solving a pattern sequencing problem (English)
    0 references
    31 January 2005
    0 references
    0 references
    sequencing problem
    0 references
    open orders minimization
    0 references
    branch-and-bound
    0 references
    gate matrix layout
    0 references
    programmable logic array folding
    0 references
    0 references