Families of proper generalized neighbor designs (Q880271): Difference between revisions

From MaRDI portal
Added link to MaRDI item.
ReferenceBot (talk | contribs)
Changed an Item
 
(2 intermediate revisions by 2 users not shown)
Property / MaRDI profile type
 
Property / MaRDI profile type: MaRDI publication profile / rank
 
Normal rank
Property / full work available at URL
 
Property / full work available at URL: https://doi.org/10.1016/j.jspi.2006.09.017 / rank
 
Normal rank
Property / OpenAlex ID
 
Property / OpenAlex ID: W2031524080 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Round-dance neighbour designs from terraces / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3872478 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4352010 / rank
 
Normal rank
Property / cites work
 
Property / cites work: On Construction of Neighbor Designs / rank
 
Normal rank
Property / cites work
 
Property / cites work: Constructions for some classes of neighbor designs / rank
 
Normal rank
Property / cites work
 
Property / cites work: Neighbor designs / rank
 
Normal rank
Property / cites work
 
Property / cites work: A Note on Certain Types of Bibd's Balanced for Residual Effects / rank
 
Normal rank
Property / cites work
 
Property / cites work: Families of neighbour designs and their analysis / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4304354 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Another class of balanced graph designs: Balanced circuit designs / rank
 
Normal rank

Latest revision as of 18:03, 25 June 2024

scientific article
Language Label Description Also known as
English
Families of proper generalized neighbor designs
scientific article

    Statements

    Families of proper generalized neighbor designs (English)
    0 references
    0 references
    15 May 2007
    0 references
    binary blocks
    0 references
    proper designs
    0 references
    Rees' neighbor designs
    0 references
    balanced circuit designs
    0 references

    Identifiers