A functional formalization of on chip communications (Q931433): Difference between revisions

@@ Property / describes a project that uses @@
+HOL
@@ Property / describes a project that uses: HOL / rank @@
+Normal rank
@@ Property / describes a project that uses @@
+NQTHM
@@ Property / describes a project that uses: NQTHM / rank @@
+Normal rank
@@ Property / MaRDI profile type @@
+MaRDI publication profile
@@ Property / MaRDI profile type: MaRDI publication profile / rank @@
+Normal rank
@@ Property / full work available at URL @@
+https://doi.org/10.1007/s00165-007-0049-0
+Normal rank
@@ Property / OpenAlex ID @@
+W2126261264
@@ Property / OpenAlex ID: W2126261264 / rank @@
+Normal rank
@@ Property / cites work @@
+Correct Hardware Design and Verification Methods
@@ Property / cites work: Correct Hardware Design and Verification Methods / rank @@
+Normal rank
@@ Property / cites work @@
+Modeling layered distributed communication systems
+Normal rank
@@ Property / cites work @@
+Q3141897
@@ Property / cites work: Q3141897 / rank @@
+Normal rank
@@ Property / cites work @@
+Formal Techniques, Modelling and Analysis of Timed and Fault-Tolerant Systems
+Normal rank
@@ Property / cites work @@
+A formal model of asynchronous communication and its use in mechanically verifying a biphase mark protocol
+Normal rank
@@ Property / cites work @@
+Formal Methods in Computer-Aided Design
@@ Property / cites work: Formal Methods in Computer-Aided Design / rank @@
+Normal rank
@@ Property / cites work @@
+Theorem Proving in Higher Order Logics
@@ Property / cites work: Theorem Proving in Higher Order Logics / rank @@
+Normal rank
@@ Property / cites work @@
+Q2917406
@@ Property / cites work: Q2917406 / rank @@
+Normal rank