Steiner tree packing revisited (Q1935940): Difference between revisions

@@ Property / describes a project that uses @@
+Zimpl
@@ Property / describes a project that uses: Zimpl / rank @@
+Normal rank
@@ Property / describes a project that uses @@
+SteinLib
@@ Property / describes a project that uses: SteinLib / rank @@
+Normal rank
@@ Property / describes a project that uses @@
+BEAVER
@@ Property / describes a project that uses: BEAVER / rank @@
+Normal rank
@@ Property / MaRDI profile type @@
+MaRDI publication profile
@@ Property / MaRDI profile type: MaRDI publication profile / rank @@
+Normal rank
@@ Property / full work available at URL @@
+https://doi.org/10.1007/s00186-012-0391-8
+Normal rank
@@ Property / OpenAlex ID @@
+W2015234207
@@ Property / OpenAlex ID: W2015234207 / rank @@
+Normal rank
@@ Property / cites work @@
+The M{\texttt{CF}}-separator: Detecting and exploiting multi-commodity flow structures in MIPs
+Normal rank
@@ Property / cites work @@
+Pivot and Complement–A Heuristic for 0-1 Programming
+Normal rank
@@ Property / cites work @@
+Pivot and shift -- a mixed integer programming heuristic
+Normal rank
@@ Property / cites work @@
+Comparison of formulations and a heuristic for packing Steiner trees in a graph
+Normal rank
@@ Property / cites work @@
+Via Minimization with Pin Preassignments and Layer Preference
+Normal rank
@@ Property / cites work @@
+Packing Steiner trees: A cutting plane algorithm and computational results
+Normal rank
@@ Property / cites work @@
+Packing Steiner trees: Further facets
@@ Property / cites work: Packing Steiner trees: Further facets / rank @@
+Normal rank
@@ Property / cites work @@
+Packing Steiner trees: Polyhedral investigations
@@ Property / cites work: Packing Steiner trees: Polyhedral investigations / rank @@
+Normal rank
@@ Property / cites work @@
+The Steiner tree packing problem in VLSI design
@@ Property / cites work: The Steiner tree packing problem in VLSI design / rank @@
+Normal rank
@@ Property / cites work @@
+Q2928707
@@ Property / cites work: Q2928707 / rank @@
+Normal rank
@@ Property / cites work @@
+Quadratic \(0/1\) optimization and a decomposition approach for the placement of electronic circuits
+Normal rank
@@ Property / cites work @@
+Solving Steiner tree problems in graphs to optimality
+Normal rank
@@ Property / cites work @@
+Q3210200
@@ Property / cites work: Q3210200 / rank @@
+Normal rank
@@ Property / cites work @@
+Q3997942
@@ Property / cites work: Q3997942 / rank @@
+Normal rank
@@ Property / cites work @@
+Q4023738
@@ Property / cites work: Q4023738 / rank @@
+Normal rank
@@ Property / cites work @@
+On Steiner trees and minimum spanning trees in hypergraphs
+Normal rank
@@ Property / cites work @@
+On cut-based inequalities for capacitated network design polyhedra
+Normal rank
@@ Property / cites work @@
+A dual ascent approach for steiner tree problems on a directed graph
+Normal rank