Verification of Asynchronous Circuits using Timed Automata (Q2842571): Difference between revisions

From MaRDI portal
Added link to MaRDI item.
ReferenceBot (talk | contribs)
Changed an Item
 
(4 intermediate revisions by 2 users not shown)
Property / describes a project that uses
 
Property / describes a project that uses: Uppaal / rank
 
Normal rank
Property / describes a project that uses
 
Property / describes a project that uses: Kronos / rank
 
Normal rank
Property / describes a project that uses
 
Property / describes a project that uses: Petrify / rank
 
Normal rank
Property / MaRDI profile type
 
Property / MaRDI profile type: MaRDI publication profile / rank
 
Normal rank
Property / cites work
 
Property / cites work: A theory of timed automata / rank
 
Normal rank
Property / cites work
 
Property / cites work: Timing verification by successive approximation / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4251920 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Generalized ternary simulation of sequential circuits / rank
 
Normal rank
Property / cites work
 
Property / cites work: Uppaal in a nutshell / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q5558258 / rank
 
Normal rank

Latest revision as of 19:04, 6 July 2024

scientific article
Language Label Description Also known as
English
Verification of Asynchronous Circuits using Timed Automata
scientific article

    Statements

    Verification of Asynchronous Circuits using Timed Automata (English)
    0 references
    0 references
    0 references
    0 references
    0 references
    15 August 2013
    0 references
    0 references
    0 references
    0 references

    Identifiers