Maximally permissive controller synthesis for time Petri nets (Q2871733): Difference between revisions

From MaRDI portal
Import240304020342 (talk | contribs)
Set profile property.
ReferenceBot (talk | contribs)
Changed an Item
 
(One intermediate revision by one other user not shown)
Property / full work available at URL
 
Property / full work available at URL: https://doi.org/10.1080/00207179.2012.743038 / rank
 
Normal rank
Property / OpenAlex ID
 
Property / OpenAlex ID: W2058408326 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Synthesis of controllers for symmetric systems / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4417948 / rank
 
Normal rank
Property / cites work
 
Property / cites work: TCTL Model Checking of Time Petri Nets / rank
 
Normal rank
Property / cites work
 
Property / cites work: CONCUR 2005 – Concurrency Theory / rank
 
Normal rank
Property / cites work
 
Property / cites work: Supervisory Control of a Class of Discrete Event Processes / rank
 
Normal rank
Property / cites work
 
Property / cites work: Automated Technology for Verification and Analysis / rank
 
Normal rank

Latest revision as of 04:39, 7 July 2024

scientific article
Language Label Description Also known as
English
Maximally permissive controller synthesis for time Petri nets
scientific article

    Statements

    Maximally permissive controller synthesis for time Petri nets (English)
    0 references
    0 references
    0 references
    9 January 2014
    0 references
    controller synthesis
    0 references
    maximally permissive controllers
    0 references
    time Petri nets
    0 references
    on-the-fly algorithm
    0 references
    safety properties
    0 references
    reachability properties
    0 references

    Identifiers