Performance of a new split digital phase lock loop in additive wideband Gaussian noise (Q2874388): Difference between revisions

From MaRDI portal
Changed an Item
ReferenceBot (talk | contribs)
Changed an Item
 
(3 intermediate revisions by 3 users not shown)
Property / MaRDI profile type
 
Property / MaRDI profile type: MaRDI publication profile / rank
 
Normal rank
Property / full work available at URL
 
Property / full work available at URL: https://doi.org/10.1002/acs.2385 / rank
 
Normal rank
Property / OpenAlex ID
 
Property / OpenAlex ID: W1895016028 / rank
 
Normal rank
Property / Wikidata QID
 
Property / Wikidata QID: Q59713270 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3127231 / rank
 
Normal rank

Latest revision as of 06:53, 7 July 2024

scientific article
Language Label Description Also known as
English
Performance of a new split digital phase lock loop in additive wideband Gaussian noise
scientific article

    Statements

    Performance of a new split digital phase lock loop in additive wideband Gaussian noise (English)
    0 references
    0 references
    0 references
    0 references
    30 January 2014
    0 references
    digitally controlled oscillator (DCO)
    0 references
    digital phase lock loop (DPLL)
    0 references
    split-loop DPLL
    0 references
    noise bandwidth
    0 references
    DCO with phase modulation
    0 references
    signal-to-noise ratio (SNR)
    0 references
    BER
    0 references
    field programmable gate array (FPGA)
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references

    Identifiers