Memory-centric scheduling for multicore hard real-time systems (Q2251351): Difference between revisions

From MaRDI portal
Changed an Item
ReferenceBot (talk | contribs)
Changed an Item
 
(2 intermediate revisions by 2 users not shown)
Property / MaRDI profile type
 
Property / MaRDI profile type: MaRDI publication profile / rank
 
Normal rank
Property / full work available at URL
 
Property / full work available at URL: https://doi.org/10.1007/s11241-012-9158-9 / rank
 
Normal rank
Property / OpenAlex ID
 
Property / OpenAlex ID: W2061663604 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4371833 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Delay composition in preemptive and non-preemptive real-time pipelines / rank
 
Normal rank
Property / cites work
 
Property / cites work: Reduction-based schedulability analysis of distributed systems with cycles in the task graph / rank
 
Normal rank
Property / cites work
 
Property / cites work: CPU scheduling and memory management for interactive real-time applications / rank
 
Normal rank
Property / cites work
 
Property / cites work: Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment / rank
 
Normal rank
Property / cites work
 
Property / cites work: Timing predictability of cache replacement policies / rank
 
Normal rank

Latest revision as of 17:39, 8 July 2024

scientific article
Language Label Description Also known as
English
Memory-centric scheduling for multicore hard real-time systems
scientific article

    Statements

    Memory-centric scheduling for multicore hard real-time systems (English)
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    14 July 2014
    0 references
    memory-centric scheduling
    0 references
    multi-core scheduling
    0 references
    hard real-time system
    0 references
    CPU memory co-scheduling
    0 references

    Identifiers