A new memory mapping mechanism for GPGPUs' stencil computation (Q2516110): Difference between revisions
From MaRDI portal
Changed an Item |
ReferenceBot (talk | contribs) Changed an Item |
||
(2 intermediate revisions by 2 users not shown) | |||
Property / MaRDI profile type | |||
Property / MaRDI profile type: MaRDI publication profile / rank | |||
Normal rank | |||
Property / full work available at URL | |||
Property / full work available at URL: https://doi.org/10.1007/s00607-014-0434-5 / rank | |||
Normal rank | |||
Property / OpenAlex ID | |||
Property / OpenAlex ID: W1968717649 / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Q4856567 / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Q5327097 / rank | |||
Normal rank |
Latest revision as of 16:00, 10 July 2024
scientific article
Language | Label | Description | Also known as |
---|---|---|---|
English | A new memory mapping mechanism for GPGPUs' stencil computation |
scientific article |
Statements
A new memory mapping mechanism for GPGPUs' stencil computation (English)
0 references
10 August 2015
0 references
memory mapping
0 references
control flow divergence
0 references
stencil computation
0 references
ghost zone
0 references
memory access traffic
0 references
software prefetching
0 references
coalesced memory
0 references
shared memory
0 references
memory bandwidth
0 references
finite difference method
0 references
heat equation
0 references
numerical example
0 references
GPU
0 references
performance evaluation
0 references