A structural approach for the analysis of Petri Nets by reduced unfoldings (Q4633172): Difference between revisions

From MaRDI portal
Importer (talk | contribs)
Created a new Item
 
ReferenceBot (talk | contribs)
Changed an Item
 
(3 intermediate revisions by 3 users not shown)
Property / MaRDI profile type
 
Property / MaRDI profile type: MaRDI publication profile / rank
 
Normal rank
Property / full work available at URL
 
Property / full work available at URL: https://doi.org/10.1007/3-540-61363-3_19 / rank
 
Normal rank
Property / OpenAlex ID
 
Property / OpenAlex ID: W1598058335 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Deriving Petri nets from finite transition systems / rank
 
Normal rank
Property / cites work
 
Property / cites work: Model checking using net unfoldings / rank
 
Normal rank
Property / cites work
 
Property / cites work: An improvement of McMillan's unfolding algorithm / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4319803 / rank
 
Normal rank
Property / cites work
 
Property / cites work: A structural approach for the analysis of Petri Nets by reduced unfoldings / rank
 
Normal rank
Property / cites work
 
Property / cites work: A technique of state space search based on unfolding / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q5558258 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Petri nets, event structures and domains. I / rank
 
Normal rank
links / mardi / namelinks / mardi / name
 

Latest revision as of 03:38, 19 July 2024

scientific article; zbMATH DE number 7049855
Language Label Description Also known as
English
A structural approach for the analysis of Petri Nets by reduced unfoldings
scientific article; zbMATH DE number 7049855

    Statements

    A structural approach for the analysis of Petri Nets by reduced unfoldings (English)
    0 references
    0 references
    0 references
    0 references
    0 references
    2 May 2019
    0 references
    0 references
    binary decision diagram
    0 references
    reachability graph
    0 references
    input place
    0 references
    local configuration
    0 references
    asynchronous circuit
    0 references
    0 references