A formal model of asynchronous communication and its use in mechanically verifying a biphase mark protocol (Q1318283): Difference between revisions

@@ Property / cites work @@
+Q3992422
@@ Property / cites work: Q3992422 / rank @@
+Normal rank
@@ Property / cites work @@
+A survey of verification techniques for parallel programs
+Normal rank
@@ Property / cites work @@
+Q3894958
@@ Property / cites work: Q3894958 / rank @@
+Normal rank
@@ Property / cites work @@
+Q4040283
@@ Property / cites work: Q4040283 / rank @@
+Normal rank
@@ Property / cites work @@
+Q4692502
@@ Property / cites work: Q4692502 / rank @@
+Normal rank
@@ Property / cites work @@
+Automatic verification of finite-state concurrent systems using temporal logic specifications
+Normal rank
@@ Property / cites work @@
+Q3777424
@@ Property / cites work: Q3777424 / rank @@
+Normal rank
@@ Property / cites work @@
+FM8501: a verified microprocessor
@@ Property / cites work: FM8501: a verified microprocessor / rank @@
+Normal rank
@@ Property / cites work @@
+Adequate proof principles for invariance and liveness properties of concurrent programs
+Normal rank
@@ Property / cites work @@
+A calculus of communicating systems
@@ Property / cites work: A calculus of communicating systems / rank @@
+Normal rank
@@ Property / cites work @@
+A formal model of asynchronous communication and its use in mechanically verifying a biphase mark protocol
+Normal rank
@@ Property / cites work @@
+Reaching Agreement in the Presence of Faults
@@ Property / cites work: Reaching Agreement in the Presence of Faults / rank @@
+Normal rank
@@ Property / cites work @@
+Q3911403
@@ Property / cites work: Q3911403 / rank @@
+Normal rank
@@ Property / cites work @@
+Q3996479
@@ Property / cites work: Q3996479 / rank @@
+Normal rank
@@ Property / full work available at URL @@
+https://doi.org/10.1007/bf01211081
+Normal rank
@@ Property / OpenAlex ID @@
+W2122645481
@@ Property / OpenAlex ID: W2122645481 / rank @@
+Normal rank