Energy minimization with loop fusion and multi-functional-unit scheduling for multidimensional DSP (Q436738): Difference between revisions

@@ Property / DOI @@
-.1016/j.jpdc.2007.06.014
@@ Property / DOI: 10.1016/j.jpdc.2007.06.014 / rank @@
-Normal rank
@@ Property / author @@
-Edwin Hsing-Mean Sha
@@ Property / author: Edwin Hsing-Mean Sha / rank @@
-Normal rank
@@ Property / author @@
-Laurence Tianruo Yang
@@ Property / author: Laurence Tianruo Yang / rank @@
-Normal rank
@@ Property / author @@
+Edwin Hsing-Mean Sha
@@ Property / author: Edwin Hsing-Mean Sha / rank @@
+Normal rank
@@ Property / author @@
+Laurence Tianruo Yang
@@ Property / author: Laurence Tianruo Yang / rank @@
+Normal rank
@@ Property / MaRDI profile type @@
+MaRDI publication profile
@@ Property / MaRDI profile type: MaRDI publication profile / rank @@
+Normal rank
@@ Property / full work available at URL @@
+https://doi.org/10.1016/j.jpdc.2007.06.014
+Normal rank
@@ Property / OpenAlex ID @@
+W1995604628
@@ Property / OpenAlex ID: W1995604628 / rank @@
+Normal rank
@@ Property / cites work @@
+Q3046433
@@ Property / cites work: Q3046433 / rank @@
+Normal rank
@@ Property / cites work @@
+Q4223185
@@ Property / cites work: Q4223185 / rank @@
+Normal rank
@@ Property / cites work @@
+Improving effective bandwidth through compiler enhancement of global cache reuse
+Normal rank
@@ Property / cites work @@
+Retiming synchronous circuitry
@@ Property / cites work: Retiming synchronous circuitry / rank @@
+Normal rank
@@ Property / cites work @@
+An Efficient Algorithm for Computing Optimal Discrete Voltage Schedules
+Normal rank
@@ Property / cites work @@
+Q4855368
@@ Property / cites work: Q4855368 / rank @@
+Normal rank
@@ Property / cites work @@
+Q4040908
@@ Property / cites work: Q4040908 / rank @@
+Normal rank
@@ Property / cites work @@
+Q4252722
@@ Property / cites work: Q4252722 / rank @@
+Normal rank
@@ Property / cites work @@
+Q4439602
@@ Property / cites work: Q4439602 / rank @@
+Normal rank
@@ Property / cites work @@
+Efficient Variable Partitioning and Scheduling for DSP Processors With Multiple Memory Modules
+Normal rank
@@ Property / DOI @@
+.1016/J.JPDC.2007.06.014
@@ Property / DOI: 10.1016/J.JPDC.2007.06.014 / rank @@
+Normal rank