On the semantics of communicating hardware processes and their translation into LOTOS for the verification of asynchronous circuits with CADP (Q1001805): Difference between revisions

From MaRDI portal
Import240304020342 (talk | contribs)
Set profile property.
Normalize DOI.
 
(2 intermediate revisions by 2 users not shown)
Property / DOI
 
Property / DOI: 10.1016/j.scico.2008.09.011 / rank
Normal rank
 
Property / OpenAlex ID
 
Property / OpenAlex ID: W2075272319 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Compiling communicating processes into delay-insensitive VLSI circuits / rank
 
Normal rank
Property / cites work
 
Property / cites work: Balsa: An Asynchronous Hardware Synthesis Language / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q2746874 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4941495 / rank
 
Normal rank
Property / cites work
 
Property / cites work: The probe: An addition to communication primitives / rank
 
Normal rank
Property / cites work
 
Property / cites work: Translating Hardware Process Algebras into Standard Process Algebras: Illustration with CHP and LOTOS / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q2736349 / rank
 
Normal rank
Property / cites work
 
Property / cites work: A calculus of communicating systems / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3992568 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3777424 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3221381 / rank
 
Normal rank
Property / cites work
 
Property / cites work: State space reduction for process algebra specifications / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4536374 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4942013 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Tools and Algorithms for the Construction and Analysis of Systems / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4738368 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4472262 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Handshake Circuits / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q2848424 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Modelling and verification of delay-insensitive circuits using CCS and the concurrency workbench / rank
 
Normal rank
Property / cites work
 
Property / cites work: An exercise in the automatic verification of asynchronous designs / rank
 
Normal rank
Property / DOI
 
Property / DOI: 10.1016/J.SCICO.2008.09.011 / rank
 
Normal rank

Latest revision as of 12:17, 10 December 2024

scientific article
Language Label Description Also known as
English
On the semantics of communicating hardware processes and their translation into LOTOS for the verification of asynchronous circuits with CADP
scientific article

    Statements

    On the semantics of communicating hardware processes and their translation into LOTOS for the verification of asynchronous circuits with CADP (English)
    0 references
    0 references
    0 references
    0 references
    19 February 2009
    0 references
    asynchronous circuit
    0 references
    asynchronous logic
    0 references
    asynchrony
    0 references
    chp
    0 references
    formal method
    0 references
    gals architecture
    0 references
    handshake protocol
    0 references
    hardware architecture
    0 references
    hardware design
    0 references
    lotos
    0 references
    modelling
    0 references
    network on chip
    0 references
    process calculus
    0 references
    specification
    0 references
    structured operational semantics
    0 references
    translation
    0 references
    validation
    0 references
    verification
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references

    Identifiers