Static and dynamic processor scheduling disciplines in heterogeneous parallel architectures (Q1898192): Difference between revisions
From MaRDI portal
Added link to MaRDI item. |
Normalize DOI. |
||
| (4 intermediate revisions by 3 users not shown) | |||
| Property / DOI | |||
| Property / DOI: 10.1006/jpdc.1995.1085 / rank | |||
| Property / author | |||
| Property / author: Daniel A. Menasce / rank | |||
| Property / author | |||
| Property / author: Daniel A. Menasce / rank | |||
Normal rank | |||
| Property / MaRDI profile type | |||
| Property / MaRDI profile type: MaRDI publication profile / rank | |||
Normal rank | |||
| Property / full work available at URL | |||
| Property / full work available at URL: https://doi.org/10.1006/jpdc.1995.1085 / rank | |||
Normal rank | |||
| Property / OpenAlex ID | |||
| Property / OpenAlex ID: W2075666301 / rank | |||
Normal rank | |||
| Property / DOI | |||
| Property / DOI: 10.1006/JPDC.1995.1085 / rank | |||
Normal rank | |||
Latest revision as of 12:22, 16 December 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Static and dynamic processor scheduling disciplines in heterogeneous parallel architectures |
scientific article |
Statements
Static and dynamic processor scheduling disciplines in heterogeneous parallel architectures (English)
0 references
26 March 1996
0 references
largest task first minimum finish time
0 references
