On figures of merit in reversible and quantum logic designs (Q1039611): Difference between revisions

From MaRDI portal
Importer (talk | contribs)
Created a new Item
 
ReferenceBot (talk | contribs)
Changed an Item
 
(3 intermediate revisions by 3 users not shown)
Property / MaRDI profile type
 
Property / MaRDI profile type: MaRDI publication profile / rank
 
Normal rank
Property / full work available at URL
 
Property / full work available at URL: https://doi.org/10.1007/s11128-009-0106-0 / rank
 
Normal rank
Property / OpenAlex ID
 
Property / OpenAlex ID: W2055906143 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Conservative logic / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3410550 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Irreversibility and Heat Generation in the Computing Process / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q5439792 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Evolutionary approach to quantum and reversible circuits synthesis / rank
 
Normal rank
Property / cites work
 
Property / cites work: Heuristic methods to use don't cares in automated design of reversible and quantum logic circuits / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4653998 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3886867 / rank
 
Normal rank
links / mardi / namelinks / mardi / name
 

Latest revision as of 05:32, 2 July 2024

scientific article
Language Label Description Also known as
English
On figures of merit in reversible and quantum logic designs
scientific article

    Statements

    On figures of merit in reversible and quantum logic designs (English)
    0 references
    0 references
    0 references
    23 November 2009
    0 references
    0 references
    quantum circuit
    0 references
    reversible logic
    0 references
    quantum cost
    0 references
    constant inputs
    0 references
    garbage outputs
    0 references
    weighted number of gates
    0 references
    delay
    0 references
    0 references