Bounded model-checking of discrete duration calculus (Q2986927): Difference between revisions

@@ Property / describes a project that uses @@
+Uppaal
@@ Property / describes a project that uses: Uppaal / rank @@
+Normal rank
@@ Property / describes a project that uses @@
+DCVALID
@@ Property / describes a project that uses: DCVALID / rank @@
+Normal rank
@@ Property / MaRDI profile type @@
+MaRDI publication profile
@@ Property / MaRDI profile type: MaRDI publication profile / rank @@
+Normal rank
@@ Property / full work available at URL @@
+https://doi.org/10.1145/2461328.2461362
+Normal rank
@@ Property / OpenAlex ID @@
+W2050955404
@@ Property / OpenAlex ID: W2050955404 / rank @@
+Normal rank
@@ Property / cites work @@
+Q5322945
@@ Property / cites work: Q5322945 / rank @@
+Normal rank
@@ Property / cites work @@
+Model Repair for Probabilistic Systems
@@ Property / cites work: Model Repair for Probabilistic Systems / rank @@
+Normal rank
@@ Property / cites work @@
+Controlling a Class of Nonlinear Systems on Rectangles
+Normal rank
@@ Property / cites work @@
+Enhancing model checking in verification by AI techniques
+Normal rank
@@ Property / cites work @@
+Diagnostic Information for Realizability
@@ Property / cites work: Diagnostic Information for Realizability / rank @@
+Normal rank
@@ Property / cites work @@
+Markov decision processes and regular events
@@ Property / cites work: Markov decision processes and regular events / rank @@
+Normal rank
@@ Property / cites work @@
+A note on two problems in connexion with graphs
@@ Property / cites work: A note on two problems in connexion with graphs / rank @@
+Normal rank
@@ Property / cites work @@
+Q4472258
@@ Property / cites work: Q4472258 / rank @@
+Normal rank
@@ Property / cites work @@
+A Fully Automated Framework for Control of Linear Systems from Temporal Logic Specifications
+Normal rank
@@ Property / cites work @@
+Q3392273
@@ Property / cites work: Q3392273 / rank @@
+Normal rank
@@ Property / cites work @@
+Receding horizon control for temporal logic specifications
+Normal rank