High-performance bidiagonal reduction using tile algorithms on homogeneous multicore architectures (Q3189674): Difference between revisions
From MaRDI portal
Set profile property. |
Created claim: Wikidata QID (P12): Q113310342, #quickstatements; #temporary_batch_1711504539957 |
||
| (One intermediate revision by one other user not shown) | |||
| Property / full work available at URL | |||
| Property / full work available at URL: https://doi.org/10.1145/2450153.2450154 / rank | |||
Normal rank | |||
| Property / OpenAlex ID | |||
| Property / OpenAlex ID: W2057204994 / rank | |||
Normal rank | |||
| Property / Wikidata QID | |||
| Property / Wikidata QID: Q113310342 / rank | |||
Normal rank | |||
Latest revision as of 03:44, 27 March 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | High-performance bidiagonal reduction using tile algorithms on homogeneous multicore architectures |
scientific article |
Statements
High-performance bidiagonal reduction using tile algorithms on homogeneous multicore architectures (English)
0 references
12 September 2014
0 references
bidiagional reduction
0 references
bulge chasing
0 references
data translation layer
0 references
dynamic scheduling
0 references
high performance kernels
0 references
tile algorithms
0 references
two-stage approach
0 references
