DESA: a new hybrid global optimization method and its application to analog integrated circuit sizing (Q2271157): Difference between revisions

From MaRDI portal
Set OpenAlex properties.
ReferenceBot (talk | contribs)
Changed an Item
 
Property / cites work
 
Property / cites work: A New Method of Constrained Optimization and a Comparison With Other Methods / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4215359 / rank
 
Normal rank
Property / cites work
 
Property / cites work: On the Convergence of Pattern Search Algorithms / rank
 
Normal rank
Property / cites work
 
Property / cites work: A combined global \& local search (CGLS) approach to global optimization / rank
 
Normal rank
Property / cites work
 
Property / cites work: A combined heuristic optimization technique / rank
 
Normal rank
Property / cites work
 
Property / cites work: Optimization by Simulated Annealing / rank
 
Normal rank
Property / cites work
 
Property / cites work: Differential evolution -- a simple and efficient heuristic for global optimization over continuous spaces / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4239927 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Convergence of the simulated annealing algorithm for continuous global optimization / rank
 
Normal rank
Property / cites work
 
Property / cites work: Fast stochastic global optimization / rank
 
Normal rank
Property / cites work
 
Property / cites work: On the convergence of a population-based global optimization algorithm / rank
 
Normal rank

Latest revision as of 20:21, 1 July 2024

scientific article
Language Label Description Also known as
English
DESA: a new hybrid global optimization method and its application to analog integrated circuit sizing
scientific article

    Statements

    DESA: a new hybrid global optimization method and its application to analog integrated circuit sizing (English)
    0 references
    0 references
    0 references
    0 references
    0 references
    6 August 2009
    0 references
    optimization
    0 references
    simulated annealing
    0 references
    differential evolution
    0 references
    analog integrated circuit sizing
    0 references
    0 references
    0 references

    Identifiers