Fast and scalable parallel matrix computations with reconfigurable pipelined optical buses (Q4665363): Difference between revisions

From MaRDI portal
Importer (talk | contribs)
Created a new Item
 
ReferenceBot (talk | contribs)
Changed an Item
 
(3 intermediate revisions by 3 users not shown)
Property / MaRDI profile type
 
Property / MaRDI profile type: MaRDI publication profile / rank
 
Normal rank
Property / full work available at URL
 
Property / full work available at URL: https://doi.org/10.1080/10637190410001700604 / rank
 
Normal rank
Property / OpenAlex ID
 
Property / OpenAlex ID: W2005419672 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Matrix multiplication via arithmetic progressions / rank
 
Normal rank
Property / cites work
 
Property / cites work: Fast Parallel Matrix Inversion Algorithms / rank
 
Normal rank
Property / cites work
 
Property / cites work: Efficient deterministic and probabilistic simulations of PRAMs on linear arrays with reconfigurable pipelined bus systems / rank
 
Normal rank
Property / cites work
 
Property / cites work: Complexity of parallel matrix computations / rank
 
Normal rank
links / mardi / namelinks / mardi / name
 

Latest revision as of 20:30, 7 June 2024

scientific article; zbMATH DE number 2154818
Language Label Description Also known as
English
Fast and scalable parallel matrix computations with reconfigurable pipelined optical buses
scientific article; zbMATH DE number 2154818

    Statements

    Fast and scalable parallel matrix computations with reconfigurable pipelined optical buses (English)
    0 references
    0 references
    11 April 2005
    0 references
    parallel computations
    0 references
    powers
    0 references
    inverse
    0 references
    astest sequential matrix multiplication algorithm
    0 references
    distributed memory parallel computing systems
    0 references
    characteristic polynomial
    0 references
    determinant
    0 references
    rank
    0 references
    QR-factorization
    0 references
    LU-factorization
    0 references
    cost optimality
    0 references
    linear speedup
    0 references
    matrix computation
    0 references
    optical bus
    0 references
    processor array
    0 references
    scalability
    0 references
    time complexity
    0 references

    Identifiers

    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references