SystemVerilog (Q25507): Difference between revisions
From MaRDI portal
Created claim: described by source (P286): SystemVerilog for Design (Q5482284), #quickstatements; #temporary_batch_1708095571419 |
Created claim: described by source (P286): (Q4825605), #quickstatements; #temporary_batch_1708191066209 |
||
| Property / described by source | |||
| Property / described by source: Q4825605 / rank | |||
Normal rank | |||
Revision as of 18:36, 17 February 2024
No description defined
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | SystemVerilog |
No description defined |
