Minimizing lateness for precedence graphs with constant delays on dedicated pipelined processors (Q2883650): Difference between revisions
From MaRDI portal
Removed claim: author (P16): Item:Q1003669 |
Changed an Item |
||
| Property / author | |||
| Property / author: Claire Hanen / rank | |||
Normal rank | |||
Revision as of 19:54, 21 February 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Minimizing lateness for precedence graphs with constant delays on dedicated pipelined processors |
scientific article |
Statements
Minimizing lateness for precedence graphs with constant delays on dedicated pipelined processors (English)
0 references
13 May 2012
0 references
scheduling theory
0 references
dedicated processors
0 references
unit execution times
0 references
precedence delays
0 references
maximum lateness
0 references
worst-case analysis
0 references
