Minimizing lateness for precedence graphs with constant delays on dedicated pipelined processors (Q2883650): Difference between revisions
From MaRDI portal
Set profile property. |
Set OpenAlex properties. |
||
Property / full work available at URL | |||
Property / full work available at URL: https://doi.org/10.1016/j.endm.2010.05.100 / rank | |||
Normal rank | |||
Property / OpenAlex ID | |||
Property / OpenAlex ID: W1983452345 / rank | |||
Normal rank |
Revision as of 21:45, 19 March 2024
scientific article
Language | Label | Description | Also known as |
---|---|---|---|
English | Minimizing lateness for precedence graphs with constant delays on dedicated pipelined processors |
scientific article |
Statements
Minimizing lateness for precedence graphs with constant delays on dedicated pipelined processors (English)
0 references
13 May 2012
0 references
scheduling theory
0 references
dedicated processors
0 references
unit execution times
0 references
precedence delays
0 references
maximum lateness
0 references
worst-case analysis
0 references