An Isabelle/HOL formalisation of the SPARC instruction set architecture and the TSO memory model (Q2031429): Difference between revisions

From MaRDI portal
Set OpenAlex properties.
ReferenceBot (talk | contribs)
Changed an Item
 
Property / cites work
 
Property / cites work: Fences in weak memory models / rank
 
Normal rank
Property / cites work
 
Property / cites work: Formalising Java’s Data Race Free Guarantee / rank
 
Normal rank
Property / cites work
 
Property / cites work: CoqJVM: An Executable Specification of the Java Virtual Machine Using Dependent Types / rank
 
Normal rank
Property / cites work
 
Property / cites work: Relaxed memory models / rank
 
Normal rank
Property / cites work
 
Property / cites work: Effective Program Verification for Relaxed Memory Models / rank
 
Normal rank
Property / cites work
 
Property / cites work: Secure Microkernels, State Monads and Scalable Refinement / rank
 
Normal rank
Property / cites work
 
Property / cites work: A Calculus for Relaxed Memory / rank
 
Normal rank
Property / cites work
 
Property / cites work: Improved Tool Support for Machine-Code Decompilation in HOL4 / rank
 
Normal rank
Property / cites work
 
Property / cites work: A Trustworthy Monadic Formalization of the ARMv7 Instruction Set Architecture / rank
 
Normal rank
Property / cites work
 
Property / cites work: Machine Assisted Proof of ARMv7 Instruction Level Isolation Properties / rank
 
Normal rank
Property / cites work
 
Property / cites work: Formal certification of a compiler back-end or / rank
 
Normal rank
Property / cites work
 
Property / cites work: Lem / rank
 
Normal rank
Property / cites work
 
Property / cites work: An overview of the K semantic framework / rank
 
Normal rank
Property / cites work
 
Property / cites work: Towards a Unified Theory of Operational and Axiomatic Semantics / rank
 
Normal rank

Latest revision as of 23:19, 25 July 2024

scientific article
Language Label Description Also known as
English
An Isabelle/HOL formalisation of the SPARC instruction set architecture and the TSO memory model
scientific article

    Statements

    An Isabelle/HOL formalisation of the SPARC instruction set architecture and the TSO memory model (English)
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    9 June 2021
    0 references
    0 references
    instruction set architecture
    0 references
    form verification
    0 references
    Isabelle/HOL
    0 references
    weak memory model
    0 references
    TSO
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references