Parametrized verification diagrams: temporal verification of symmetric parametrized concurrent systems (Q2408742): Difference between revisions

From MaRDI portal
Set OpenAlex properties.
ReferenceBot (talk | contribs)
Changed an Item
 
Property / cites work
 
Property / cites work: Parametrized invariance for infinite state processes / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4518895 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q2766662 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4737006 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Thread Quantification for Concurrent Shape Analysis / rank
 
Normal rank
Property / cites work
 
Property / cites work: A Logic-Based Framework for Reasoning about Composite Data Structures / rank
 
Normal rank
Property / cites work
 
Property / cites work: Verification, Model Checking, and Abstract Interpretation / rank
 
Normal rank
Property / cites work
 
Property / cites work: CONCUR 2004 - Concurrency Theory / rank
 
Normal rank
Property / cites work
 
Property / cites work: Generalized temporal verification diagrams / rank
 
Normal rank
Property / cites work
 
Property / cites work: Proving properties of a ring of finite-state machines / rank
 
Normal rank
Property / cites work
 
Property / cites work: Reasoning about networks with many identical finite state processes / rank
 
Normal rank
Property / cites work
 
Property / cites work: Proving Ptolemy Right: The Environment Abstraction Framework for Model Checking Concurrent Systems / rank
 
Normal rank
Property / cites work
 
Property / cites work: Proving that programs eventually do something good / rank
 
Normal rank
Property / cites work
 
Property / cites work: A general framework for automatic termination analysis od logic programs / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q2723423 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4472243 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Verification of parameterized concurrent programs by modular reasoning about data and control / rank
 
Normal rank
Property / cites work
 
Property / cites work: Proving Termination of Programs Automatically with AProVE / rank
 
Normal rank
Property / cites work
 
Property / cites work: Proving that non-blocking algorithms don't block / rank
 
Normal rank
Property / cites work
 
Property / cites work: A logic of reachable patterns in linked data-structures / rank
 
Normal rank
Property / cites work
 
Property / cites work: Oracle Semantics for Concurrent Separation Logic / rank
 
Normal rank
Property / cites work
 
Property / cites work: Formal verification of parallel programs / rank
 
Normal rank
Property / cites work
 
Property / cites work: Back to the future / rank
 
Normal rank
Property / cites work
 
Property / cites work: A new solution of Dijkstra's concurrent programming problem / rank
 
Normal rank
Property / cites work
 
Property / cites work: Temporal Verification of Reactive Systems: Response / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4817530 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4472240 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Alternating finite automata on \(\omega\)-words / rank
 
Normal rank
Property / cites work
 
Property / cites work: CONCUR 2004 - Concurrency Theory / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4783297 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q2754094 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Formal Verification of Skiplists with Arbitrary Many Levels / rank
 
Normal rank
Property / cites work
 
Property / cites work: Combining Theories with Shared Set Operations / rank
 
Normal rank
Property / cites work
 
Property / cites work: Foundations of Software Science and Computation Structures / rank
 
Normal rank

Latest revision as of 14:03, 14 July 2024

scientific article
Language Label Description Also known as
English
Parametrized verification diagrams: temporal verification of symmetric parametrized concurrent systems
scientific article

    Statements

    Parametrized verification diagrams: temporal verification of symmetric parametrized concurrent systems (English)
    0 references
    0 references
    0 references
    13 October 2017
    0 references
    0 references
    temporal logic
    0 references
    formal verification
    0 references
    formal methods
    0 references
    liveness properties
    0 references
    parametrized systems
    0 references
    concurrent data types
    0 references
    deductive method
    0 references
    verification conditions
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references
    0 references