Parallel evaluation of arithmetic circuits (Q1365929): Difference between revisions

From MaRDI portal
Set OpenAlex properties.
ReferenceBot (talk | contribs)
Changed an Item
 
Property / cites work
 
Property / cites work: A simple parallel tree contraction algorithm / rank
 
Normal rank
Property / cites work
 
Property / cites work: On Relating Time and Space to Size and Depth / rank
 
Normal rank
Property / cites work
 
Property / cites work: A Regular Layout for Parallel Adders / rank
 
Normal rank
Property / cites work
 
Property / cites work: Approximate Parallel Scheduling. Part I: The Basic Technique with Applications to Optimal Parallel List Ranking in Logarithmic Time / rank
 
Normal rank
Property / cites work
 
Property / cites work: Towards a complexity theory of synchronous parallel computation / rank
 
Normal rank
Property / cites work
 
Property / cites work: A taxonomy of problems with fast parallel algorithms / rank
 
Normal rank
Property / cites work
 
Property / cites work: Matrix multiplication via arithmetic progressions / rank
 
Normal rank
Property / cites work
 
Property / cites work: Boolean circuits versus arithmetic circuits / rank
 
Normal rank
Property / cites work
 
Property / cites work: Optimal parallel algorithms for dynamic expression evaluation and context-free recognition / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4128417 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4023519 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Greatest common divisors of polynomials given by straight-line programs / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4385522 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q3798226 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4385521 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Efficient Parallel Evaluation of Straight-Line Code and Arithmetic Circuits / rank
 
Normal rank
Property / cites work
 
Property / cites work: On uniform circuit complexity / rank
 
Normal rank
Property / cites work
 
Property / cites work: Gaussian elimination is not optimal / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q4047029 / rank
 
Normal rank

Latest revision as of 17:41, 27 May 2024

scientific article
Language Label Description Also known as
English
Parallel evaluation of arithmetic circuits
scientific article

    Statements

    Parallel evaluation of arithmetic circuits (English)
    0 references
    0 references
    0 references
    10 September 1997
    0 references
    arithmetic circuits
    0 references
    VLSI design
    0 references

    Identifiers