ASIC implementation of area-efficient, high-throughput 2-D IIR filter using distributed arithmetic (Q2312516): Difference between revisions
From MaRDI portal
Set OpenAlex properties. |
ReferenceBot (talk | contribs) Changed an Item |
||
| Property / cites work | |||
| Property / cites work: Q3999407 / rank | |||
Normal rank | |||
| Property / cites work | |||
| Property / cites work: FPGA Realization of FIR Filters by Efficient and Flexible Systolization Using Distributed Arithmetic / rank | |||
Normal rank | |||
| Property / cites work | |||
| Property / cites work: A High-Performance Energy-Efficient Architecture for FIR Adaptive Filter Based on New Distributed Arithmetic Formulation of Block LMS Algorithm / rank | |||
Normal rank | |||
Latest revision as of 21:27, 19 July 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | ASIC implementation of area-efficient, high-throughput 2-D IIR filter using distributed arithmetic |
scientific article |
Statements
ASIC implementation of area-efficient, high-throughput 2-D IIR filter using distributed arithmetic (English)
0 references
17 July 2019
0 references
2-D IIR filter
0 references
distributed arithmetic
0 references
hardware-based LUT
0 references
multiplier-less filters
0 references
raster scanning
0 references
VLSI design
0 references
