Implementation of the AES-128 on Virtex-5 FPGAs (Q3506369): Difference between revisions
From MaRDI portal
Created a new Item |
Added link to MaRDI item. |
||
| links / mardi / name | links / mardi / name | ||
Revision as of 23:58, 4 February 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Implementation of the AES-128 on Virtex-5 FPGAs |
scientific article |
Statements
Implementation of the AES-128 on Virtex-5 FPGAs (English)
0 references
13 June 2008
0 references
