Parallel Parsing Algorithms and VLSI Implementations for Syntactic Pattern Recognition (Q3311705): Difference between revisions
From MaRDI portal
Created a new Item |
Created claim: Wikidata QID (P12): Q52695228, #quickstatements; #temporary_batch_1706974288397 |
||
| Property / Wikidata QID | |||
| Property / Wikidata QID: Q52695228 / rank | |||
Normal rank | |||
Revision as of 19:15, 3 February 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Parallel Parsing Algorithms and VLSI Implementations for Syntactic Pattern Recognition |
scientific article |
Statements
Parallel Parsing Algorithms and VLSI Implementations for Syntactic Pattern Recognition (English)
0 references
1984
0 references
Earley's algorithm
0 references
error-correcting recognition
0 references
parallel CFL parsing
0 references
parallel CFL recognition
0 references
parsing matrix
0 references
syntactic pattern recognition
0 references
VLSI array
0 references
