Static and dynamic processor scheduling disciplines in heterogeneous parallel architectures (Q1898192): Difference between revisions

From MaRDI portal
RedirectionBot (talk | contribs)
Removed claim: author (P16): Item:Q1162168
RedirectionBot (talk | contribs)
Changed an Item
Property / author
 
Property / author: Daniel A. Menasce / rank
 
Normal rank

Revision as of 11:36, 22 February 2024

scientific article
Language Label Description Also known as
English
Static and dynamic processor scheduling disciplines in heterogeneous parallel architectures
scientific article

    Statements

    Static and dynamic processor scheduling disciplines in heterogeneous parallel architectures (English)
    0 references
    0 references
    0 references
    0 references
    0 references
    26 March 1996
    0 references
    largest task first minimum finish time
    0 references

    Identifiers