Optimization and Performance Modeling of Stencil Computations on Modern Microprocessors (Q3614222): Difference between revisions
From MaRDI portal
Removed claim: author (P16): Item:Q1099651 |
Changed an Item |
||
| Property / author | |||
| Property / author: Katherine A. Yelick / rank | |||
Normal rank | |||
Revision as of 11:44, 22 February 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Optimization and Performance Modeling of Stencil Computations on Modern Microprocessors |
scientific article |
Statements
Optimization and Performance Modeling of Stencil Computations on Modern Microprocessors (English)
0 references
16 March 2009
0 references
stencil computations
0 references
cache blocking
0 references
time skewing
0 references
cache-oblivious algorithms
0 references
performance modeling
0 references
performance evaluation
0 references
Intel Itanium2
0 references
AMD opteron
0 references
IBM power5
0 references
STI cell
0 references
