Systematic synthesis of parallel architectures for the computation of higher order cumulants (Q1978684): Difference between revisions
From MaRDI portal
Removed claim: author (P16): Item:Q1324526 |
Changed an Item |
||
| Property / author | |||
| Property / author: Haris M. Stellakis / rank | |||
Normal rank | |||
Revision as of 17:28, 28 February 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Systematic synthesis of parallel architectures for the computation of higher order cumulants |
scientific article |
Statements
Systematic synthesis of parallel architectures for the computation of higher order cumulants (English)
0 references
4 June 2000
0 references
higher order cummulants
0 references
parallel processing
0 references
VLSL architectures
0 references
