A nonlinear optimization methodology for VLSI fixed-outline floorplanning (Q1016045): Difference between revisions
From MaRDI portal
Changed an Item |
Changed an Item |
||
| Property / describes a project that uses | |||
| Property / describes a project that uses: MINOS / rank | |||
Normal rank | |||
Revision as of 06:45, 29 February 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | A nonlinear optimization methodology for VLSI fixed-outline floorplanning |
scientific article |
Statements
A nonlinear optimization methodology for VLSI fixed-outline floorplanning (English)
0 references
4 May 2009
0 references
circuit layout design
0 references
VLSI floorplanning
0 references
facility layout
0 references
combinatorial optimization
0 references
global optimization
0 references
convex programming
0 references
