Implementation of the AES-128 on Virtex-5 FPGAs (Q3506369): Difference between revisions
From MaRDI portal
Created claim: Wikidata QID (P12): Q58765281, #quickstatements; #temporary_batch_1710858552373 |
Set OpenAlex properties. |
||
| Property / full work available at URL | |||
| Property / full work available at URL: https://doi.org/10.1007/978-3-540-68164-9_2 / rank | |||
Normal rank | |||
| Property / OpenAlex ID | |||
| Property / OpenAlex ID: W1698058651 / rank | |||
Normal rank | |||
Revision as of 18:07, 19 March 2024
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | Implementation of the AES-128 on Virtex-5 FPGAs |
scientific article |
Statements
Implementation of the AES-128 on Virtex-5 FPGAs (English)
0 references
13 June 2008
0 references
