Fast algorithms for lowest common ancestors on a processor array with reconfigurable buses (Q1183475): Difference between revisions

From MaRDI portal
Import240304020342 (talk | contribs)
Set profile property.
ReferenceBot (talk | contribs)
Changed an Item
Property / cites work
 
Property / cites work: Q3484355 / rank
 
Normal rank
Property / cites work
 
Property / cites work: Approximate Parallel Scheduling. Part I: The Basic Technique with Applications to Optimal Parallel List Ranking in Logarithmic Time / rank
 
Normal rank
Property / cites work
 
Property / cites work: Fast Algorithms for Finding Nearest Common Ancestors / rank
 
Normal rank
Property / cites work
 
Property / cites work: Parallel Algorithms in Graph Theory: Planarity Testing / rank
 
Normal rank
Property / cites work
 
Property / cites work: Q5585020 / rank
 
Normal rank
Property / cites work
 
Property / cites work: On Finding Lowest Common Ancestors: Simplification and Parallelization / rank
 
Normal rank
Property / cites work
 
Property / cites work: Finding Lowest Common Ancestors in Parallel / rank
 
Normal rank
Property / cites work
 
Property / cites work: Constant time sorting on a processor array with a reconfigurable bus system / rank
 
Normal rank
Property / cites work
 
Property / cites work: Two dimensional processor array with a reconfigurable bus system is at least as powerful as CRCW model / rank
 
Normal rank

Revision as of 15:48, 15 May 2024

scientific article
Language Label Description Also known as
English
Fast algorithms for lowest common ancestors on a processor array with reconfigurable buses
scientific article

    Statements