Floorplanning by graph dualization: \(L\)-shaped modules (Q1310461): Difference between revisions

From MaRDI portal
Import240304020342 (talk | contribs)
Set profile property.
ReferenceBot (talk | contribs)
Changed an Item
Property / cites work
 
Property / cites work: A linear time algorithm to check for the existence of a rectangular dual of a planar triangulated graph / rank
 
Normal rank
Property / cites work
 
Property / cites work: A linear algorithm to find a rectangular dual of a planar triangulated graph / rank
 
Normal rank
Property / cites work
 
Property / cites work: On the number of cycles of lengthk in a maximal planar graph / rank
 
Normal rank
Property / cites work
 
Property / cites work: Finding a Minimum Circuit in a Graph / rank
 
Normal rank
Property / cites work
 
Property / cites work: Rectangular duals of planar graphs / rank
 
Normal rank
Property / cites work
 
Property / cites work: Rectangular dualization and rectangular dissections / rank
 
Normal rank
Property / cites work
 
Property / cites work: Floorplan design of VLSI circuits / rank
 
Normal rank

Revision as of 11:11, 22 May 2024

scientific article
Language Label Description Also known as
English
Floorplanning by graph dualization: \(L\)-shaped modules
scientific article

    Statements

    Floorplanning by graph dualization: \(L\)-shaped modules (English)
    0 references
    0 references
    0 references
    0 references
    6 January 1994
    0 references
    VLSI
    0 references
    floorplanning
    0 references
    adjacency graph
    0 references
    graph dualization
    0 references
    \(L\)-shaped modules
    0 references
    \(L\)-shaped dual
    0 references

    Identifiers