A functional formalization of on chip communications (Q931433): Difference between revisions
From MaRDI portal
Set OpenAlex properties. |
ReferenceBot (talk | contribs) Changed an Item |
||
Property / cites work | |||
Property / cites work: Correct Hardware Design and Verification Methods / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Modeling layered distributed communication systems / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Q3141897 / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Formal Techniques, Modelling and Analysis of Timed and Fault-Tolerant Systems / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: A formal model of asynchronous communication and its use in mechanically verifying a biphase mark protocol / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Formal Methods in Computer-Aided Design / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Theorem Proving in Higher Order Logics / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Q2917406 / rank | |||
Normal rank |
Latest revision as of 12:40, 28 June 2024
scientific article
Language | Label | Description | Also known as |
---|---|---|---|
English | A functional formalization of on chip communications |
scientific article |
Statements
A functional formalization of on chip communications (English)
0 references
25 June 2008
0 references
Networks on chip
0 references
Communication architectures
0 references
Formal methods
0 references
Automated theorem proving
0 references
0 references