Synthesis of reversible circuits with minimal costs (Q734115): Difference between revisions
From MaRDI portal
Set OpenAlex properties. |
ReferenceBot (talk | contribs) Changed an Item |
||
Property / cites work | |||
Property / cites work: Generating the group of reversible logic gates / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Q4882944 / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Q3342725 / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Algebraic characterization of reversible logic gates / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Q4520775 / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Q3886867 / rank | |||
Normal rank | |||
Property / cites work | |||
Property / cites work: Majority-based reversible logic gates / rank | |||
Normal rank |
Revision as of 01:23, 2 July 2024
scientific article
Language | Label | Description | Also known as |
---|---|---|---|
English | Synthesis of reversible circuits with minimal costs |
scientific article |
Statements
Synthesis of reversible circuits with minimal costs (English)
0 references
19 October 2009
0 references