A nonlinear optimization methodology for VLSI fixed-outline floorplanning (Q1016045)

From MaRDI portal
Revision as of 12:29, 1 July 2024 by ReferenceBot (talk | contribs) (‎Changed an Item)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
scientific article
Language Label Description Also known as
English
A nonlinear optimization methodology for VLSI fixed-outline floorplanning
scientific article

    Statements

    A nonlinear optimization methodology for VLSI fixed-outline floorplanning (English)
    0 references
    0 references
    0 references
    0 references
    4 May 2009
    0 references
    circuit layout design
    0 references
    VLSI floorplanning
    0 references
    facility layout
    0 references
    combinatorial optimization
    0 references
    global optimization
    0 references
    convex programming
    0 references
    0 references
    0 references
    0 references
    0 references

    Identifiers