Minimizing lateness for precedence graphs with constant delays on dedicated pipelined processors (Q2883650)

From MaRDI portal
Revision as of 19:54, 21 February 2024 by RedirectionBot (talk | contribs) (‎Removed claim: author (P16): Item:Q1003669)
scientific article
Language Label Description Also known as
English
Minimizing lateness for precedence graphs with constant delays on dedicated pipelined processors
scientific article

    Statements

    Minimizing lateness for precedence graphs with constant delays on dedicated pipelined processors (English)
    0 references
    0 references
    13 May 2012
    0 references
    scheduling theory
    0 references
    dedicated processors
    0 references
    unit execution times
    0 references
    precedence delays
    0 references
    maximum lateness
    0 references
    worst-case analysis
    0 references

    Identifiers